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Optimization of Gate Leakage and NBTI
for Plasma-Nitrided Gate Oxides by
Numerical and Analytical Models
Ahmad Ehteshamul Islam, Student Member, IEEE, Gaurav Gupta, Khaled Z. Ahmed, Senior Member, IEEE,
Souvik Mahapatra, Member, IEEE, and Muhammad Ashraful Alam, Fellow, IEEE
Abstract—Reduction in static-power dissipation (gate leakage)
by using nitrided oxides comes at the expense of enhanced
negative-bias temperature instability (NBTI). Therefore, deter-
mining the nitrogen content in gate oxides that can simultaneously
optimize gate-leakage and NBTI degradation is a problem of sig-
nificant technological relevance. In this paper, we experimentally
and theoretically analyze wide range of gate-leakage and NBTI
stress data from a variety of plasma-oxynitride gate dielectric
devices to establish an optimization scheme for gate-leakage and
NBTI degradation. Calculating electric fields and leakage current
both numerically and using simple analytical expressions, we
demonstrate a design diagram for arbitrary nitrogen concentra-
tion and effective oxide thickness that may be used for process and
IC design.
Index Terms—Gate leakage, negative-bias temperature instabil-
ity (NBTI), optimization, plasma-oxynitride dielectric, quantum–
mechanical (QM) effects, reaction–diffusion (R-D) model.
I. INTRODUCTION
OVER THE last few decades, aggressive scaling in tran-sistor dimensions has resulted in dramatic improvement
in IC performance [1]. Before the introduction of 130-nm
technology node, SiO2 (with little or no nitrogen) was used
as a gate dielectric, and such pure SiO2 offered excellent
interfacial properties with Si substrate [1]–[3]. However, as
the dielectric thickness were scaled below 2 nm, higher static-
power dissipation (due to increase in gate leakage [1]–[4])
and increased flatband voltage (due to boron penetration from
p+ poly-Si to PMOS substrate [2]–[4]) necessitated the use of
dielectrics other than pure SiO2. Different high-κ dielectrics
were proposed to replace SiO2 [2]. Of these, oxynitride di-
electrics appeared to be the near-term alternative, offering con-
venient processing and better reliability as compared to other
high-κ counterparts [2]–[4].
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The advantages of oxynitride gate dielectric (namely, lower
gate leakage and resistance to boron penetration), however,
is counterbalanced by its poorer reliability characteristics.
Of particular concern is the degradation mechanism known
as negative-bias temperature instability (NBTI). NBTI occurs
mainly in PMOS devices under negative-voltage stress and is
enhanced by inclusion of nitrogen in gate dielectrics [4]–[11].
In general, numerous studies have established the importance
of the nitrogen spatial profile in dictating the boron penetration
and NBTI characteristics [4], [5], [12], [13]. Such studies show
that reduction of both NBTI and boron penetration requires
a nitrogen profile having (comparatively) lower nitrogen near
substrate–dielectric interface (for optimum NBTI) and higher
nitrogen near gate–dielectric interface (for reduced boron pen-
etration). Plasma nitridation with decreasing nitrogen concen-
tration from poly-Si/dielectric interface to substrate/dielectric
interface, therefore, became an ideal choice [5], [12], [14]
for oxynitride gate dielectrics. Adjustment of nitrogen profile
within the dielectric of devices having plasma-nitrided oxide
(PNO) ensures improved device performance in terms of boron
penetration and NBTI, even down to an effective oxide thick-
ness (EOT) of 1.1 nm [12], [13].
Thus, among the three design considerations (gate leakage,
boron penetration, and NBTI) for PNO devices, several studies
reported the gate leakage versus boron penetration [2]–[4]
and boron penetration versus NBTI [4], [5], [12], [13] issues.
However, the remaining, and perhaps equally important, opti-
mization of gate leakage and NBTI (the topic of this paper) has
never been considered. Indeed, reduction of gate leakage under
certain limit necessitates a minimal nitrogen concentration [3],
[15]–[18], but whether such nitrogen concentration keeps NBTI
within a desired limit (so that device lifetime meets the required
criteria) has never been investigated. In this paper (an extension
of our previous conference paper [9]), we perform a quantitative
analysis of leakage/NBTI tradeoff (as a function of nitrogen
concentration) to address the question whether cooptimization
of gate leakage/NBTI is possible at any nitrogen concentration.
To achieve this objective, we perform the following:
1) measure gate leakage (current density, JG) and delay-free
NBTI over broad range of nitrogen concentration;
2) model gate leakage as a function of oxide thickness and
nitrogen concentration by calibrating measurements with
detailed numerical simulation [19] and physically based
analytical expression;
0018-9383/$25.00 © 2008 IEEE
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3) model NBTI degradation within a theoretically consistent
framework of reaction–diffusion (R-D) model [9], [20]
by taking into account the voltage, temperature, and
frequency dependences of NBTI;
4) establish a compact analytical approach for predicting
transverse electric field in MOS structures, useful for
analyzing NBTI degradation;
5) construct a design diagram for cooptimization of JG
and NBTI for arbitrary nitrogen concentration and EOT
combinations.
Based on this study, we conclude that, although there is
no optimum nitrogen concentration (%N) that simultaneously
reduces both gate leakage and NBTI, the reduction in JG at
NBTI limited %N can be significant and would reduce power
dissipation without affecting NBTI margin.1
II. EXPERIMENTAL DETAIL
Sample preparation for devices used in this paper are
discussed in detail in [13] and [15] and will not be repeated
here. Physical thickness (TPHY) and %N for the PNO samples
are determined using X-ray Photoelectron Spectroscopy (XPS)
[21] with repeatability better than 3% and 2% for TPHY
and %N , respectively [15]. For each sample, we measure
the gate capacitance (CG) and JG at different gate voltage
(VG). This is followed by NBTI-degradation measurement
at various stress condition (voltage and temperature) using
no-delay on-the-fly IDLIN technique [22], [23]. For a given
stress voltage (VG,stress) and stress temperature (Tstress),
we estimate the threshold-voltage degradation (∆VT ) using2
∆VT (t) = |IDLIN(t0) − IDLIN(t)|/|IDLIN(t0)|∗|VG,stress −
VT0|; where IDLIN(t) is the drain–current measured at time
t (at VDS ∼ 50 mV), VT0 is the prestress threshold voltage, and
t0 (= 1 ms) is the delay between initiation of stress and the first
reading of the drain–current (time-zero delay [25], [26]). As
shown in [11] and [26], use of t0 ∼ 1 ms introduces negligible
error in degradation estimation for the devices under study
(having dominant interface-trap generation [11]), provided that
the stress time (tstress) is greater than ∼1 s.
III. GATE LEAKAGE
A. Estimation of Device Model Parameters
Leakage analysis involving MOS structures first necessitates
the determination of approximately nine model parameters
that characterizes the gate dielectric. These parameters and
the measurements (CG–VG, JG–VG) necessary for extracting
them are summarized in Table I. We use quantum–mechanical
(QM) analysis (multisubband electron/hole quantization, wave-
function penetration within the dielectric, and polydepletion
features are used in this paper) [19] of experimental CG–VG and
JG–VG characteristics to extract these parameters. Excellent
1We have ignored boron penetration in this paper, which is shown to be
negligible for EOT ≤ 1.1 nm [12], [13].
2Thus, estimated ∆VT ignores the necessary mobility and m-factor cor-
rections [24]. Therefore, the reported lifetime, field acceleration, and safe
operating condition (see Section IV) should be interpreted as a qualitative
illustration for NBTI-leakage optimization.
TABLE I
MODEL PARAMETERS USED FOR CHARACTERIZING MOS STRUCTURES
Fig. 1. Experimental (a) CG–VG and (b) JG–VG curves (in inversion region)
for a few SiON devices fitted using QM simulation [19].
agreement between experiment and QM simulation similar to
that shown in Fig. 1 is obtained for each sample used in
this paper.
B. Variation of Parameters With %N
The procedure of parameter extraction discussed in the pre-
vious section can now be repeated to extract the nine model
parameters for oxides with various %N . Devices considered in
this paper have TPHY of 1.6–1.7 nm, EOT of ∼1.3 nm, and
Nsub of ∼3× 1017 cm−3. Nitrogen dose for PNO samples
is varied from ∼1.25× 1015–∼2.5× 1015 cm−2. For all the
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Fig. 2. Variation in |∆VFB| for PMOS SiON samples, neglecting the boron-
penetration effect.
NMOS samples, Npoly is ∼8.5× 1019 cm−3 and VFB is
∼−1.0 V. For PMOS PNO samples, Npoly is ∼(5.5± 0.5)×
1019 cm−3 and VFB is ∼0.9± 0.1 V; both Npoly and VFB
are found to decrease with increasing %N (consistent with the
assessment in [27]). Finally, due to boron-penetration effect in
pure SiO2 samples, higher VFB (∼1.21 V) is estimated. Our
analysis shows that the boron-penetration effect also reduces
Npoly for pure SiO2 samples to ∼1019 cm−3 near polydielec-
tric interface from its bulk value of ∼1020 cm−3. As we are
neglecting the boron-penetration effect for simplicity, we can






+ VFB(cor) + ∆VFB. (1)
The first term in (1) represents the standard semiclassical ap-
proximation of flatband voltage for poly-Si gate NMOS/PMOS
(−/+) structures (where q and ni are electron charge and
intrinsic carrier concentration, respectively), which was previ-
ously used in [28]. Second term (VFB(cor) = −0.04 and 0.05 V
for NMOS and PMOS devices, respectively) indicates the cor-
rection needed to match with VFB obtained from QM simula-
tion [19]. Moreover, the last term ∆VFB takes into account the
contribution from interfacial charges at the poly-Si/oxynitride
dielectric interface [27]. For NMOS samples, ∆VFB is
∼0.057 V; whereas for PMOS samples, ∆VFB is negative and
|∆VFB| increases with %N (see Fig. 2).
The variation of remaining device parameters εdi, mdi, Eg,di,
and φbe are shown in Fig. 3. Here, the parameters for Si3N4
(57.1% N2 dose with φbe = 2.1 eV, Eg,di = 5.1 eV, εdi = 7.6,
and mdi = 0.23 ∼ 0.28) are obtained from [3], [16]–[18]. The
error bars indicate the variation in model parameters expected
due to ±0.5 Å error in TPHY measurement by XPS. These
parameters show an approximately quadratic dependence on
%N (εdi, mdi, Eg,di, φbe ∝ a + b(%N) + c(%N)2; where
the constants a, b, and c for each parameter are shown in
Fig. 3). This quadratic trend contradicts with the linear variation
typically used in the literature [3], [15]–[18] and requires some
discussion. The origin of the “linear approximation” can be
traced to the work of Brown et al. [29], where they measured
εdi for different oxynitride devices (along with devices hav-
ing SiO2 and Si3N4 dielectric) and later estimated %N by
assuming linear variation of εdi from SiO2 to Si3N4. Referring
Fig. 3. Quadratic variation of (a) εdi, mdi, (b) Eg,di, φbe with %N (0% for
SiO2, 57.1% for Si3N4) for samples having EOT ∼ 1.3 nm. Here, ε0 is free-
space dielectric constant, and m0 is mass of electron. The error bar shows the
variation in model parameters expected due to±0.5 Å error in measurement of
TPHY by XPS. Dashed line in (a) plots the variation of εdi versus %N , based
on (3).
(directly or indirectly) to this work by Brown et al., the authors
in [3], [15]–[18] used linear dependence of εdi and other
parameters without any additional proof.
For a physical interpretation of the variation of εdi, Eg,di,
and φbe with %N , we consider the oxynitride as a uniform
pseudobinary alloy, i.e., SiOaNb = (Si3N4)x(SiO2)1−x [30],
[31] that satisfies the stoichiometry (i.e., 2a + 3b = 4) require-
ment. Thus, percentage atomic concentration (uniform) of [O]

















where na = %N/100 is the atomic fraction of [N] within the
oxynitride. Dashed line in Fig. 3(a) plots of εdi versus uniform
%N based on (3). Observed nonlinearity of this plot contradicts
the linear variation used in [3], [15]–[18] even for uniformly
dosed nitrided dielectric. Now, the plasma-nitrided samples
studied in this paper have [N] peak near polygate [13], [15],
[21]. The XPS measurement of %N for these samples, there-
fore, overestimates %N in the film [21]. Such overestimation
explains the observed discrepancy between the dashed line in
Fig. 3(a) (based on (3) for uniformly dosed sample) and our
experimental values (fitted solid line in Fig. 3(a) for εdi versus
%N ). Similar overestimation of %N , by assuming %N equals
peak [N] value, also gave identical shape for εdi versus %N
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Fig. 4. JG at VG versus %N for NMOS devices at different EOT (symbols:
QM simulation; lines: analytical approach). The error bar at EOT = 1.2 nm
indicates JG variation expected due to ±0.5 Å error in TPHY , which is
negligible up to 30% of N2 dose.
in [32]. Moreover, as Eg,di (hence, φbe) ∝ 1/εdi, quadratic
relation for εdi versus %N [from Fig. 3(a)] also results similar
relation for Eg,di (hence, φbe) versus %N [in Fig. 3(b)]. Thus,
consideration of oxynitride as a pseudobinary alloy, along with
overestimation of %N for PNO samples using XPS setup,
explains the observed “quadratic dependence” of parameters in
Fig. 3. If overestimation of %N were a bit smaller (i.e., for a
more uniform profile compared to PNO), one could also have
observed an approximately “linear dependence” of parameters
with %N . Hence, we identify variation (linear or quadratic)
of εdi, mdi, Eg,di, and φbe to be sample-specific, which also
depends on the measurement setup being used.
C. Gate-Leakage Variation
Using the explicit dependences of device parameters on %N
(from previous section), we can predict the gate-leakage vari-
ation (at a particular VG) for both NMOS and PMOS devices
at different EOT. Assuming that change in EOT does not affect
characteristics of the PNO film (i.e., PNO with any N2 dose
has similar properties irrespective of EOT),3 we have done QM
simulation [19] to obtain gate-leakage variation (e.g., Fig. 4
shows JG at VDD,ITRS [1] for different EOT) as a function
of %N and EOT for NMOS transistors. We also observe that,
for similar absolute gate voltage (|VG|), PMOS gate leakage is
lower than that of NMOS for N2 dose less than ∼20%–25%,
consistent with the findings in [15]. The error bar in Fig. 4 at
EOT = 1.2 nm indicates JG variation expected due to ±0.5 Å
error in TPHY, which is observed to be negligible up to 30% N2
dose. Furthermore, Fig. 4 does not indicate a minima in gate
leakage as %N is varied, which is in contradiction to the
predictions in [15], [16], and [18]. As stated in [16] and also
verified by us, existence of minima is a direct consequence of
the value of the device parameters (εdi, mdi, Eg,di, and φbe)
used for Si3N4, hence, should not be considered as a property
for oxynitride samples.
3This is a very crude assumption and reflects a lack of knowledge of detailed
%N profile within the film. With more information regarding nitrogen profile
for all PNO samples (for example, [5]) becomes available, our results can be
refined. Therefore, we believe that, due to such assumptions involved in this
analysis, our approach should be used as a guideline and not as an absolute
reference for design optimization.
In sum, the gate-leakage study performed in this section
indicates a well-known reduction in leakage with increase in
%N for devices having similar EOT, with no existence of
minima in the variation. To make this gate-leakage study more
realistic, one should refine it using appropriate nitrogen-profile
information (for example, [5]), thus taking into account the
EOT dependence on the parametric variation shown in Fig. 3.
IV. NBTI DEGRADATION
We now consider the second aspect of our optimization
problem, namely, the NBTI degradation, which has become
an important reliability concern for technology nodes using
EOT below 2 nm [7], [10], [20], [33]–[36]. NBTI describes the
temperature-accelerated degradation in PMOS devices when
it is stressed with negative gate voltage. The origin of NBTI
degradation has been discussed extensively since the late 1990s,
and for devices with SiO2 and plasma-oxynitride gate dielec-
tric, the following has been reported.
1) NBTI degradation results mainly from depassivation of
Si–H bonds at the Si/dielectric interface (leading NIT
generation) and resultant diffusion of hydrogen species
into gate dielectric and poly-Si. R-D model is used to
interpret such NBTI degradation [9]–[11], [20], [23],
[33], [34], [37], [38].
2) At long stress time (t > 1 s), interface-trap generation
(∆NIT) is governed by the classical (Arrhenius acti-
vated) diffusion of molecular hydrogen (H2) [9]–[11],








In (4), kf ∼ Ec exp(γEox) exp(−EF /kBTstress) is
Si–H bond breaking rate (governed by hole-assisted
field-enhanced dissociation of Si–H [9], [20]), kr ∼
exp(−ER/kBTstress) represents Si–H bond annealing
rate (due to back-diffusion of hydrogen species toward
Si/dielectric interface), N0 is Si–H bond density available
before stress, DH2 ∼ exp(−ED/kBTstress) is diffusion
coefficient for H2, and n is the power-law time exponent
for NBTI degradation (having values ∼1/6 [9], [10],
[20], [23], [37], [38], supported by H2 diffusion in
R-D framework [20], [33], [38]). In NBTI for PMOS
at inversion, electric field due to mobile carriers (Ec)
can be estimated by excluding the depletion-charge
contribution (Edep) from total electric field (Eox),
whereas in NBTI for NMOS at accumulation Ec equals
Eox. Among other parameters, EF , ER, and ED are the
activation energies for field-independent part of kf , kr,
and DH2, respectively, and field-acceleration factor (γ)
is expressed as
γ = γT + a/kBTstress (5)
where γT is a factor coming from hole-tunneling toward
interface traps and a is effective dipole moment [9], [20].
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where Cdi is the dielectric capacitance and nED1 =
nED + 2/3(EF − ER). Thus, overall activation energy
for ∆VT can be written as
EA≡nED+2/3(EF−ER−aEox)=nED1−(2/3)aEox. (7)
3) NBTI degradation is independent of frequency for ac
NBTI degradation, which is shown both theoretically
[39], [40] and experimentally for wide frequency range
[41], [42].
In addition, there are other types of devices where hole
trapping (detrapping) to (from) preexisting defects also plays
significant role in NBTI degradation [11], [25], [43]. These
devices, mostly having thick dielectric with high N2 near
interface [11], also show frequency dependence in measured
ac NBTI degradation [25], [43]. As we focus our analysis
on PNO samples having less N2 near interface, we ignore
such hole trapping/detrapping in our analysis. In principle, the
presented optimization scheme can be more generalized for any
oxynitride devices by treating hole trapping/detrapping using
appropriate models (e.g., [11], [20], [25], [43]).
A. Calculation of Electric Fields
As evident from (6), estimation of electric fields (Eox
and Ec) are critical in NBTI-degradation analysis for vari-
ous EOT and %N . Experimentally, one could integrate mea-
sured CG–VG from VFB to VG to determine total charge
within the substrate (Qsub) and, hence, calculate Eox(at VG) =
Qsub/εSiO2 , which equals Ec for NMOS in accumulation;
while for PMOS in inversion, Ec could be calculated using
CG(VG − VT )/εSiO2 . However, this direct method is difficult
to apply in oxides with EOT less than 2.0 nm that have high
gate leakage, where one must either use specialized test struc-
tures for measuring CG–VG [44] or use a reconstruction algo-
rithm to correct the leakage-contaminated CG–VG [45] data.
Moreover, high gate leakage for oxynitrides with EOT lower
than ∼1.2-nm loads the C–V analyzer and makes the CG
measurement more difficult.
For such thin oxides, therefore, an analytical approach is bet-
ter suited in predicting Eox and Ec for a particular technology
node using known values of EOT, Nsub, Npoly, and %N . A
flowchart for such calculation (for inverted PMOS substrate
with negative VG) is shown in Fig. 5, where valence-band tip
at the substrate/dielectric interface is used as energy reference,
and charge centroids are determined from the same interface.
Our approach is similar to the algorithm proposed in [46]. The
results using such fast algorithm is in excellent agreement with
more detailed QM C–V simulation [19] (Fig. 6).4
4Both analytical and QM simulation also predicts negligible change in
Eox under change in temperature at a particular VG. Therefore, electric field
calculated at a particular temperature can be used for reliability predictions at
any other temperature.
Fig. 5. Flowchart for electric fields calculation (from |VG|) in PMOS inver-
sion. Reverse calculation (electric field to |VG|) is also possible. A similar
calculation can also be done for NMOS devices. The notations used here are
given as follows (QM notations are discussed extensively in [19], [46], and
[47]): εSi is the dielectric constant for Si; ϕF (bulk) is the Fermi-level position
in the bulk of the substrate (with respect to the midgap); ϕS is the surface
potential; ϕdep is the depletion charge contribution to ϕS ; |(EF − EV )bulk|
is the difference between the valence band and the Fermi level in the substrate
bulk; Vpoly is the voltage drop in poly-Si; N+D , Ns, Ninv, and Ndep are the
concentrations of the ionized donor, substrate charge, inversion charge, and
depletion charge, respectively; EFS is the substrate Fermi level; Eij is the
eigen-energy for the jth subband in the ith valley within the potential well
formed near the substrate/dielectric interface (for PMOS device in inversion,
only the subbands of the heavy hole valleys are considered); Nij and zij are
the charge concentration and charge centroid in eigen-state Eij ; mdos,i is
the density-of-state effective mass for the ith valley; and zavg is the average
inversion layer thickness.
B. NBTI Model Parameters
Determination of device information and electric field en-
ables us to use (5)–(7) in estimating NBTI model parameters
(A, γ, γT , a, ED1, n) for pure SiO2 and PNO samples by
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Fig. 6. Electric field versus gate-voltage relation obtained using analytical
approach of Fig. 5 (symbols) are in agreement with that obtained from QM
simulation (lines).
Fig. 7. Voltage-dependent NBTI stress data (taken at 125 ◦C) fitted using (6)
enables one to estimate A, γ, and n for a device (ED1 ∼ 0.9 eV assumed,
see Section IV-C). Lifetimes (t1, t2, t3, t4) at different stress voltages (V1, V2,
V3, V4) and safe operating voltage (Vsafe) can also be determined, as discussed
in Section IV-D.
fitting ∆VT measured at various VG,stress, Tstress. For example,
using (6) one can use voltage-dependent stress data (at fixed
Tstress) to obtain A, γ, n (Fig. 7), or temperature-dependent
stress data (at fixed VG,stress) to obtain n, EA at VG,stress [23],
[34] [therefore, ED1 using (7)]. Determination of the remaining
two parameters (γT , a) are done by analyzing both voltage-
and temperature-dependent data and using either (5) and/or (7)
[9], [20]. An estimation of γ at different Tstress and a plot
of γ versus 1/kBTstress [Fig. 8(a)] gives γT as intercept at
Tstress →∞ and a as slope [see (5)]. Alternately, determining
EA at different electric field [Fig. 8(b)]5 and using (7) enables
the estimation of a. Later, using previously obtained γ and (5),
γT can be estimated.
C. Variation in NBTI Model Parameters With %N
Among four independent NBTI parameters (A, γ, n, and
ED1), n ∼ 0.14 is found to be constant (independent of %N )
for the devices studied. The parameters A and γ, however, show
5Although negligible variation of EA versus %N in Fig. 8(b) (at 1.9 V)
contradicts with the EA versus %N variation reported in [8] and [36], we
identify this as a signature of negligible hole trapping in the PNO samples
studied here, which have lower N2 concentration near substrate interface [11],
[20] as compared to the samples in [8] and [36].
Fig. 8. Estimation of γT , a using voltage- and temperature-dependent stress
data. (a) Plot of γ versus 1/kBTstress directly estimates γT as intercept at
Tstress →∞, and a as slope. (b) Determining EA at different electric field
enables estimation of a, hence, γT using (5).
Fig. 9. Variation of NBTI model parameters (A, γ, and γT ) with %N(a ∼
0.8 qÅ used). The error margins in calculations are negligible. The fitted
variation will be technology-specific.
systematic variation with %N (Fig. 9). The source of variation
in γ can be traced to variation in a and γT [see (5)]. We find that
the variation of a with %N is small (within the error margin
of both methods of estimations in Fig. 8). Therefore, we use
a = 0.8 qÅ [Fig. 8(a)] for all devices, and we estimate γT
using (5) for different %N (Fig. 9); in other words, the %N
dependence of γ is actually reflected in the %N dependence
of γT . Finally, we use ED1 ∼ 0.9 eV, which is calculated
[see (7)] using average value of EA (= 0.08 eV) for devices
tested at Eox = 7 ∼ 10 MV/cm and 27 ◦C–125 ◦C, which is
considered as EA for all PNO samples at an average Eox of
8.5 MV/cm. Note that constancy of n with %N reflects
dominance of interface-trap generation and diffusion of hydro-
gen species within poly-Si [37] as the main cause of NBTI
degradation for such devices. But, constancy ED1 with %N
does not reflect any fundamental requirement, except that any
variation is possibly embedded within the error-margin of the
data. Thus, NBTI degradation with %N variation is attributed
to the following two factors: A and γT .
D. Safe Operating Condition
The variation of NBTI performance for different oxyni-
tride devices is monitored by safe operating VG(Vsafe), which
is defined as VG,stress at which device can operate up to
its lifetime (tlife) without crossing a certain failure criteria
(∆VT (max)), for example, 60 mV of ∆VT (Fig. 7 shows the
determination of Vsafe and tlife for one sample). The parameters
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Fig. 10. Vsafe versus %N at different EOT(T = 125 ◦C; failure criteria:
∆VT = 60 mV, tlife = 5 years for CMOS dc operation). Dotted line for
EOT = 1.6 nm indicates the improvement in ac condition and with Tstress =
85 ◦C.
A(N), γT (N) (derived by fitting the NBTI data), VFB(N)
(obtained from C–V analysis), and other (approximately con-
stant) PMOS parameters (Npoly ∼ 6× 1019 cm−3, Nsub ∼
3× 1017 cm−3, a ∼ 0.8 qÅ, and ED1 ∼ 0.9 eV) are used to
calculate Vsafe(N, EOT) for any combinations of %N and EOT
(Fig. 10)6 by means of (5)–(7). Here, we use the analytical
approach presented in Fig. 5 for calculating electric fields.
NBTI performance for dc operation is calculated for failure
criteria of ∆VT (max) = 60 mV, tlife = 5 years (equivalent to
tlife = 10 years in CMOS operation, assuming 50% activity of
PMOS transistors). Use of NBTI-aware circuit design [48] will
also help in further reduction in required lifetime. A lifetime
improvement of 21/2n times (based on R-D model simula-
tion for ac degradation having 50% duty cycle) is used for
illustrating ac effects in NBTI degradation, although there are
reports for 21/n times improvement (corresponding to ac NBTI
degradation being ∼50% of dc degradation [41], [42]). Thus,
we predict an improvement in Vsafe(N, EOT) with inclusion of
ac effects and also with reduction in temperature.
V. OPTIMIZATION OF GATE LEAKAGE AND NBTI
So far, we have discussed the variation of gate-leakage (ob-
tained using QM simulation, see Fig. 4) and NBTI degradation
(resultant change in Vsafe, Fig. 10; which uses results from
Figs. 2, 5, and 9) for plasma-oxynitride devices with %N
and EOT. Merging the plots of JG(N, EOT) at different VG
and Vsafe(N, EOT), we obtain a design diagram for plasma-
oxynitride technology having low %N . Fig. 11 shows the de-
sign diagram that can be used for Vsafe = VG = 0.8 ∼ 1.2 V.7
Note that the curves obtained at different VG fall on top of
each other (solid black lines in Fig. 11). This makes Fig. 11
6Although Fig. 10 suggests similar Vsafe for different EOT at N2 dose
∼20%, it should not be taken as absolute number. As PNO samples have
nitrogen profile with [N ] peaking near poly [14], [21], devices having same
%N (measured by XPS [21]), but higher EOT, will comparatively have lower
[N ] near substrate interface—hence, less NBTI degradation [11], [20]. Thus,
Vsafe for higher EOT devices is expected to be higher than the values shown
in Fig. 10. Such correction again requires one to have accurate knowledge
of N2 profile within the PNO film. Once such information is available, the
optimization process can be readily updated.
7An analytical construction of design diagram is discussed in the Appendix.
Fig. 11. Design diagram for SiON devices, obtained using Fig. 4
(JG at VG = 0.8, 1.0, and 1.2 V are considered) and Fig. 10. Solid black lines
use JG calculated by QM simulation and dotted red lines use JG calculated
from (8)–(11). Note the universality (i.e., curves at different VG falling on top
of each other) of the figure when JG calculated by QM simulation. Operating
point A (Vsafe = 1.1 V and JG = 10 A/cm2) suggests, for example, the use of
EOT ∼ 1.4 nm and ∼20% N2 dose.
applicable for optimization in the range of Vsafe = 0.8–1.2 V.
The range of Vsafe can be easily extended by considering
JG(N, EOT) at more VG in the design diagram (hence, adding
more y-axis with appropriate current scales). Moreover, change
in operating temperature and inclusion of ac effects (thus,
changing Vsafe) can shift the diagram along x-axis (as gate
leakage has negligible change with temperature). Resultant
design diagram can then be used to calculate any pair of the
variables (Vsafe, JG, %N , and EOT) when the other pair is
given. For example, if an IC design requires Voperating = 1.1 V
and JG = 10 A/cm2, one needs to draw a vertical line from
x-axis at 1.1 V and a horizontal line from y-axis at 1.1 V and
10 A/cm2. The two lines intersect at point A (see Fig. 11).
Thus, design diagram suggests the use of EOT ∼ 1.4 nm and
%N ∼= 20%.
If the optimization anticipated by the conservative design
diagram is unacceptable, the optimization at higher %N and
lower EOT will be possible by reconstructing a new diagram
with reduced operating temperature, including ac effects, and
increasing the leakage constraint. Finally, since PMOS leakage
exceeds NMOS leakage for N2 dose exceeding 20%–25%
(see Section III-C), one should consider PMOS leakage/PMOS
NBTI rather than the NMOS leakage/PMOS NBTI (discussed
in this paper) for optimization above 20%–25% N2 dose.
VI. CONCLUSION
We have analyzed an extensive set of leakage and degra-
dation data to construct a cooptimization scheme of JG and
NBTI for arbitrary %N and EOT combinations. In such
process, we highlight the importance of gate leakage versus
NBTI study for PNO devices, which has not been considered
so far in literature. A design diagram is proposed based on
such cooptimization, which enables one to establish the dc
(ac)-NBTI limited upper limit of %N for core CMOS tech-
nologies. Using the procedure described as a guideline and
incorporating detailed nitrogen-profile information, with effect
of boron penetration, should enable one to reliably (up to a
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desired NBTI lifetime) operate the device with optimum static-
power dissipation. We anticipate that such analysis would have
broad impact for optimization of %N content in sub-2-nm gate
dielectrics.
APPENDIX
ANALYTICAL CONSTRUCTION OF DESIGN DIAGRAM
In the main body of this paper, we have provided a physically
rigorous procedure to optimize gate current and NBTI degrada-
tion based on a set of comprehensive measurements. However,
the simulation tools we used may not be readily available to
many research groups. Therefore, we develop analytical expres-
sions for calculating electric fields, leakage current, and safe
operating voltage (which is an indicator of NBTI degradation),
which would enable one to rapidly construct the design diagram
in Fig. 11 with reasonably good accuracy.
A. Model for Electric Fields
Noting the universal quadratic relationship between Eox and
|VG| in Fig. 6 irrespective of the values for EOT, Nsub, Npoly,
and %N (for larger EOT samples, quadratic behavior appears
at larger |VG| as compared to smaller EOT samples), we can
estimate Eox using
Eox = P1|VG,eff |2 + P2|VG,eff |+ P3 (8)
where |VG,eff | = |VG| − |∆VFB| and the coefficients are
given by (9a) and (9b) for NMOS and PMOS devices, respec-
tively, i.e.,
P1 =(−0.97 + 0.7EOT− 0.15EOT2)
× (1 + 0.014Npoly − 3.22× 10−3N2poly)
× (1− 1.77× 10−3Nsub − 5.08× 10−4N2sub)
P2 =(8.56− 3.66EOT + 0.62EOT2)
× (0.67 + 0.084Npoly − 3.78× 10−3N2poly)
× (1− 6.73× 10−4Nsub − 1.51× 10−4N2sub)
P3 =(0.93− 0.87EOT + 0.24EOT2)
× (1.98− 0.27Npoly + 0.016N2poly)
× (0.94 + 0.01Nsub − 2.7× 10−3N2sub) (9a)
P1 =(−0.93 + 0.68EOT− 0.15EOT2)
× (1.06 + 0.013Npoly − 2.7× 10−3N2poly)
× (1 + 2.6× 10−3Nsub − 4.43× 10−4N2sub)
P2 =(8.4− 3.65EOT + 0.644EOT2)
× (0.69 + 0.08Npoly − 3.64× 10−3N2poly)
× (1− 6.5× 10−4Nsub − 1.47× 10−4N2sub)
P3 =(0.78− 0.73EOT + 0.2EOT2)
× (2− 0.29Npoly + 0.018N2poly)
× (0.9 + 0.027Nsub − 2.33× 10−3N2sub) (9b)
EOT, Nsub, and Npoly in (9) needs to be expressed in
units of nanometer, 1017 cm−3, and 1019 cm−3, respectively.
After calculating Eox using (8), Ec = Eox − Edep = Eox −√
2qεSiN+Dϕdep/εSiO2 can be calculated by using ϕdep ∼
2ϕF (bulk) + 6kT/q [49]. Such estimations of Eox and Ec are
in excellent agreement (not shown) with the results from both
QM simulation and analytical formalism of Section IV-A.
B. Model for Gate-Leakage Current
Next, we develop a physically based analytical approach to
estimate NMOS gate-leakage variation in inversion by using
JG ∼ NinvfT [50]. We use Ninv ∼ Eox (considering Ndep 
Ninv), electron-impact frequency (f) proportional to E0.6ox [50],
and estimate mean tunneling probability T ∼ exp(2αTPHY) by
replacing the triangular energy barrier for electron tunneling
using an effective square barrier of height ϕbe − EoxTPHY/2
[15]; hence, α ≡√2moxq(φbe − EoxTPHY/2)/. Based on
these, we fit JG versus Eox (calculated by QM simulation)
using







Fitting of JG versus Eox at different TPHY, ϕbe, and mox
enables us to determine the coefficients A, B, and C such that
A = 2× 109 (11a)
B =
(
2.73 + 17.8TPHY − 2.13T 2PHY
)




Thus, we observe an increase of B with increase in TPHY, ϕbe,
and mox, and an increase of C with increase in TPHY and/or
decrease in ϕbe; which is consistent with the semiclassical
intuition presented earlier. Using the quadratic dependence of
εdi, ϕbe, and mox from Fig. 3 and Eox calculated using (8),
we obtain leakage-current variation with %N using (10) and
(11). The obtained variation is remarkably consistent with QM
simulation results (Fig. 4).
C. Calculation of Vsafe
Next, we calculate Vsafe by first determining safe operating
electric field (Esafe) for specific %N and EOT. This is easily












where (as used in Fig. 11) ∆VT (max) = 60 mV, tlife = 5 years,
ED1 = 0.9 eV, n = 0.14, Edep =
√
2qεSiN+Dϕdep/εSiO2 , and
8Equation (12) can be solved iteratively by various methods. A simple
MATLAB code useful for this purpose is given by Esafecal =
inline([‘(Esafe − 3/(2/γ)∗ log(∆VT max/(A∗EOT∗ exp(−n∗ED1/kT )∗
(Esafe−Edep)∧(2/3)∗t∧lifen)))’], ‘Esafe’, ‘γ’, ‘∆VT max’, ‘A’, ‘EOT’, ‘n’,
‘ED1’, ‘kT ’, ‘Edep’, ‘tlife’); Esafe = fzero(Escal, [0, 10], options, γ,
∆VT max, A, EOT, n, ED1, kT,Edep, tlife).
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ϕdep ∼ 2ϕF (bulk) + 6kT/q [49], and A, γ(γT ) variation are
obtained from Fig. 9. Vsafe is later calculated using (8).
Thus, we recalculate the design diagram (dotted red lines in
Fig. 11) using analytical expressions in (8)–(12) and compare it
with the procedure presented this paper. Both approaches agree
with each other reasonably well (although curves at different
VG do not fall on top of each other, due to the approximations
involved in the obtained analytical expressions), motivating the
use of these simple equations over sophisticated QM simulation
in constructing the design diagram.
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